Abstract-We have proposed and fabricated a novel polysilicon thin film transistor (poly-Si TFT) with a subgate coupling structure that behaves as an offset gated structure in the OFF state while acting as a conventional nonoffset structure in the ON state. The OFF state leakage current of the new TFT is two orders of magnitude lower than that of the conventional nonoffset TFT, while the ON current of the new TFT is one order of magnitude higher than that of the offset TFT and is almost identical to that of the conventional non-offset TFT. The ON/OFF current ratio of the new TFT is greatly improved by two orders of magnitude. No additional photo-masking steps are required to fabricate the subgate of the new TFT and its fabrication process is fully the same as the conventional nonoffset TFTs.
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I. INTRODUCTION

P
OLYSILICON thin-film transistors (poly-Si TFTs) have received increasing interest in the applications of active matrix liquid crystal displays (AMLCDs) and static random-access memories (SRAMs) due to their high mobility [1] . However, a large OFF state leakage current is one of the many problems for poly-Si TFTs. It has been reported that a dominant leakage current mechanism is the field emission via grain boundary traps by a high electric field near the drain [2] . Several structures have been proposed to suppress the leakage current by reducing the drain electric field such as the offset gated structures (offset TFTs) [3] - [6] , the lightly doped drain structures (LDD TFTs) [7] , and the field induced drain structures (FID TFTs) [8] . But additional photomasking steps and ion-implantation steps are required in most of the above structures. The offset region of the offset TFT, the LDD region of the LDD TFT, and the FID region of the FID TFT will introduce an extra series resistance to decrease the TFT ON current [9] . Moreover, process damage would be caused by the additional ion-implantation in the LDD region which can be attributed to reason that the implanted damage can not be fully annealed out in the low temperature process C of the poly-Si TFT. The misalignment problem would also occur with an additional phto-masking step to form the offset region in the offset TFT and the FID region in the FID TFT. It is desirable to In this work, we propose a novel poly-Si TFT with a subgate coupling structure to reduce the OFF state leakage current without degrading the ON current. The OFF state leakage current of the new TFT shows two orders of magnitude lower than that of the conventional nonoffset TFT, so that the ON/OFF current ratio is significantly improved. Moreover, the fabrication processes of the new poly-Si TFT are fully identical with those of the conventional nonoffset poly-Si TFT.
II. EXPERIMENT
A. Device Structure Fig. 1 shows the schematic diagram of the new poly-Si TFT. The subgate is floating and its potential is controlled by the main gate potential , drain potential , undoped channel potential , and doped channel potential . The subgate potential can be expressed as where . , and are the capacitances between the subgate and the main gate, drain region, undopoed channel, and doped channel, respectively. Fig. 2(a) shows the top view of the new poly-Si TFT. Figs. 2(b) and (c) show the cross-section views along the lines and of Fig. 2(a) , respectively. The parameter is defined as the area ratio of where is overlapping area between the metal pad and the subgate and is overlapping area between the subgate and the channel. The process sequences of the new poly-Si TFT are the same as the conventional nonoffset poly-Si TFT.
In the OFF state, the main gate has a negative potential , and the drain potential is positive . Therefore, the subgate potential determined by the previous equation is smaller than the main gate potential. The drain electric field can be reduced as compared to the conventional nonoffset TFT, so that the new poly-Si TFT can acts as the offset poly-Si TFT in the OFF state if the area ratio is properly adjusted.
In the ON state, both the main gate potential and the drain potential are positive . The subgate potential is almost equivalent to the main gate potential at high and , so that the new poly-Si TFT behaves as the conventional nonoffset TFT in the ON state.
B. Device Fabrication
The main process sequences of the new poly-Si TFT are as follows. First, an undoped 1000 -thick amorphous silicon ( -Si) films are deposited on the 5000 -thick thermal oxide by low-pressure chemical vapor deposition (LPCVD) at 550 C. Then the -Si film is crystallized to become the polycrystalline silicon film at 600 C for 24 h. After the active channel region has been defined, 480 -thick gate oxide and 3000 -thick amorphous silicon gate are deposited and patterned. p ion implantation (5 10 cm , 50 KeV) is used to form the source/drain regions for -channel TFT. The 3000 -thick passivation oxide is deposited and the dopant activation is performed at 600 C for 24 h. Then a contact etch and an aluminum pad formation are carried out. The aluminum pads are sintering in N gas at 400 C for 30 min. The conventional nonoffset TFT is fabricated alongside of the new TFT. The offset gated TFT is also fabricated with an additional offset mask. Finally, NH plasma treatment is performed on all samples for 1 h at 350 C.
III. RESULTS AND DISCUSSION
A. Device Simulation
The two-dimensional (2-D) simulation of the new poly-Si TFT is carried out by MEDICI. Fig. 3 shows the simulated electric field along the channel from the drain in the OFF state ( V, V). It is observed that the maximum electric field of the new TFT is much smaller than that of the conventional nonoffset TFT and only slightly higher than that of the offset TFT. Therefore, it is expected that the OFF state leakage current of the new TFT is much lower than that of the conventional nonoffset TFT and is comparable to that of the offset TFT. Fig. 4 shows the electron concentration along the channel from the drain in the ON state ( V, V). The electron concentration of the new TFT shows two orders of magnitude higher than that of the offset TFT and is comparable to that of the conventional nonoffset TFT. This implies that the ON current of the new TFT should be much higher than that of the offset TFT and almost identical with that of the conventional nonoffset TFT.
B. I-V Measurement
The -characteristics for the new TFT, the conventional nonoffset TFT, and the offset TFT are compared in Fig. 5 . It is observed that the ON current of the new TFT is almost identical to the conventional nonoffset TFT and one order of magnitude higher than that of the offset TFT. The OFF state leakage current of the new TFT is two orders of magnitude lower than that of the conventional nonoffset TFT at V. As the drain voltage is reduced to V, the OFF state leakage current of the new TFT is almost same as that of the offset TFT. It is also found that the ON/OFF current ratio is remarkably improved by two orders of magnitude in the new TFT. Fig. 6 shows the effect of area ratio on -characteristics at V. As increases up to 30, the new TFT behaves as the conventional nonoffset TFT. On the other hand, as decreases down to 1, the new TFT acts as an offset TFT. Fig. 7 shows the OFF state leakage current measured at V and the ON current measured at V for various area ratios . The optimum condition of the new TFT can be achieved at . Fig. 8 shows that the OFF state leakage current of the new TFT measured at V and V as a function of the drain potential . It is observed that the OFF state leakage current of the new TFT has less dependence on than that of the nonoffset TFT. This is because the dependence of the drain electric field on the drain potential in the new TFT is weaker than that in the conventional nonoffset TFT. Fig. 9 shows the activation energy for the first new TFT and the conventional nonoffset TFT measured at V and V with the temperature from 25 C to 125 C. The activation energy is extracted from the equation of , where is the absolute temperature is the Boltzman constant, and is the pre-exponential factor. It is observed that the activation energy of the new TFT is higher than that of the nonoffset TFT in the OFF state at V while the activation energy of the new TFT is identical with that of the nonoffset TFT in the OFF state at V. The reduction of the activation energy of the conventional nonoffset TFT at high drain potential V in the OFF state can be attributed to the high electric field near the drain [11] . Therefore, it implies that the drain electric field of the new TFT is smaller than that of the conventional nonoffset TFT in the OFF state. Fig. 10 shows the -characteristics of the new TFTs with various main gate lengths and subgate lengths . They show almost identical OFF state leakage currents, while the ON current is reduced for long channel. The OFF state leakage current of the new TFT is strongly determined by area ratio .
IV. CONCLUSION
In this paper, a novel poly-Si thin film transistor with a subgate coupling structure is proposed and fabricated. The OFF state leakage current of the new TFT is greatly reduced without degrading the ON current. Moreover, the new TFT does not require any additional process steps to form the subgate and the fabrication sequences are the same as those of the conventional nonoffset TFT. The ON/OFF current ratio increased by two orders of magnitude can be obtained in the new poly-Si TFT.
